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An equivalent oxide thickness about 1 nm for Ga2O3Gd2O3 GGO on In0.2Ga0.8As has been
achieved by employing a thin in situ deposited 3 nm thick Al2O3 protection layer. The dual
gate oxide stacks of the Al2O3 /GGO 33, 20, 10, 8.5, and 4.5 nm/In0.2Ga0.8As /GaAs
metal-oxide-semiconductor MOS capacitors remain amorphous after rapid thermal annealing
up to 800–850 °C, accompanied with atomically sharp smooth oxide/semiconductor interfaces.
Well behaved capacitance-voltage C-V curves of the MOS diodes have shown sharp transition
from depletion to accumulation with small flatband voltage 1.1 V for Au metal gate and 0.1 V for
Al, and weak frequency dispersion 1.5%–5.4% between 10 and 500 kHz at accumulation
capacitance. Low leakage current densities 3.110−5 and 2.510−9 A /cm2 at V=Vfb+1 V for
Al2O33 nm /GGO4.5 and 8.5 nm, a high dielectric constant around 14–16 of GGO for all tested
thicknesses, and a low interfacial density of states Dit in the low 1011 cm−2 eV−1 have also been
accomplished. © 2008 American Institute of Physics. DOI: 10.1063/1.2918835
Scaling high- oxides to nanometer range as well as un-
pinning surface Fermi level of the III-V semiconductors has
been one main focus of recent high- research on high mo-
bility channel materials.1–3 Previously, we discovered that
Ga2O3Gd2O3 GGO ultrahigh vacuum UHV deposited
on III-V’s of GaAs and InGaAs has unpinned surface Fermi
level and showed low interfacial state density.4,5 Inversion-
channel and depletion-mode metal-oxide semiconductor
field-effect transistors MOSFETs employing GGO as the
gate dielectric were demonstrated.6–8 Due to the tendency of
GGO to absorb moisture upon air exposure leading to deg-
radations of electrical performance,9 relatively thick oxides
in the range 25–55 nm were used in the earlier studies of
MOS capacitors and transistors to minimize the moisture-
absorption effects. Postannealing under UHV or flowing ni-
trogen gas of thick air-exposed GGO was shown to expel
moisture, thus restoring low interfacial density of states Dit
and low leakage currents, and maintaining smooth oxide-
semiconductor interfaces.10,11 However, very little work has
been reported on scaling of equivalent oxide thickness
EOT of GGO to 1 nm due to degraded oxide/III-V inter-
faces caused by air exposure, which may not be recovered
upon UHV annealing, in contrast to thicker GGO films.
Here, EOT is defined as SiO2 thigh  /high .
In this letter, we demonstrate the GGO scaling approach-
ing 1 nm EOT in GGO / In0.2Ga0.8As InGaAs gate stack
with the aid of an in situ deposited 3 nm thick Al2O3 on top
of GGO, which serves as a protection layer owing to its
thermal and chemical stabilities against moisture. MOS ca-
pacitors with the dual-dielectric layer on InGaAs were also
shown to withstand rapid thermal annealing RTA to
800–850 °C. Excellent capacitance-voltage C-V character-
istics in terms of small flatband voltage, a small frequency
dispersion of measured capacitances at accumulation, and
Dit’s in the low 1011 cm−2 eV−1 have been achieved. More-
over, the  values of GGO remaining around 14–16 are ob-
tained for all GGO thicknesses ranging from 33, 20, 10, and
8.5 nm to 4.5 nm with  values of 3 nm Al2O3 estimated to
be 9–7. The smallest EOT of GGO achieved in this work is
1.25–1.1 nm, along with low leakage current densities of
3.110−5 and 2.510−9 A /cm2 at biasing voltage of Vfb
+1 V for GGO films of 4.5 and 8.5 nm, respectively.
Al2O3 /GGO / InGaAs /GaAs MOS capacitor structures
were grown in a multichamber UHV system,4 which consists
of a solid-source GaAs-based III-V molecular beam epitaxy
chamber, two UHV oxide deposition chambers, and UHV
wafer transfer modules. After growth of an n-type 7.5 nm
thick In0.2Ga0.8As Si doping of 41017 /cm3 and an n-type
225 nm thick GaAs epilayer Si doping of 41017 /cm3 on
N+ GaAs substrates, the wafers were transferred in situ to the
oxide chambers for depositing GGO and Al2O3 in sequence.
Si3N4 was deposited on the back side of the wafer to prevent
preferential arsenic evaporation during the ex situ RTA. Au
or Al was used as the gate metal. E-beam deposited
AuGe /Ni /Au was used as the back side Ohmic electrical
contacts after Si3N4 layers were etched off.12
Systematic RTAs to 800 and 850 °C were applied to the
oxide stacks, as the high-temperature annealing is important
for dopant activation13 in fabricating inversion-channel
MOSFETs. C-V and J-E characteristics were measured using
Agilent 4284 and 4156C, respectively, where J is the leakage
current density as I divided by the Au or Al electrode area,
and E is the electrical field as V divided by the total thickness
of the dual oxide stack. High-resolution transmission elec-
tron microscopy HRTEM was used to examine the interfa-
cial roughness, oxide thickness, and integrity of the MOS
structures. Dit near the midgap was deduced using the high
frequency conductance method.14
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C-V curves for all tested samples exhibit a clear transi-
tion from accumulation, depletion, to inversion under various
frequencies, indicating an unpinned surface Fermi level at
the GGO / InGaAs interface. The C-V curves of a 4.5 nm
sample are given in Fig. 1, with inset showing the 8.5 nm
sample data. The results also illustrate a vital role of Al2O3
in the dual-dielectric stacks for encapsulating the dielectrics
to eliminate/reduce the moisture absorption in GGO. This
has effectively passivated In0.2Ga0.8As as GGO’s EOT being
scaled down to around 1 nm. Moreover, unlike the previous
report that the bulk and interfacial properties of the oxide/
III-V’s degraded after RTA over 800 °C due to interdiffu-
sions between atomic layer deposition ALD grown Al2O3
and GaAs or InGaAs,2 the sharp transition from accumula-
tion and depletion in our C-V data indicates the robustness of
the Al2O3 /GGO gate stacks and the dielectrics/InGaAs het-
erostructures after RTA. We attribute this result to the ab-
sence of In2O3 and Ga2O3 near the interface by our UHV
oxide deposition, whereas such residual native oxides were
observed in the ALD approach.15
The dielectric constant  for GGO of all tested thick-
nesses is around 14–16, deduced from the measured accu-
mulation capacitance Cmax, the capacitor area, and the oxide
thickness, by using the series capacitor equation16 with a 
value for Al2O3 assumed to be around 7–9. Figure 1 also
shows a small frequency dispersion of 5% at Cmax in the
frequency range from 10 to 500 kHz, again indicating small
amounts of interfacial traps between high- GGO and
In0.2Ga0.8As. Detailed electrical properties for all of the
samples are listed in Table I. The measured capacitance dis-
persion as small as 1.5% may be the smallest among all work
reported for high- dielectrics on the III-V’s.
By measuring peak values of equivalent parallel conduc-
tance versus frequency required by the high frequency con-
ductance method,14,16 the dependence of Dit as a function of
the applied voltage was shown in Fig. 2 for the 4.5 nm
sample. The Dit near the midgap was deduced to be about
1.31011 cm−2 eV−1. From the distribution of Dit around the
midgap, all Dit values lie in the low 1011 cm−2 eV−1, imply-
ing excellent thermal stability of the Al2O3 /GGO / InGaAs
withstanding RTA to 800 °C. The small difference between
the measured and theoretical C-V curves at 100 kHz in the
inset of Fig. 2 gives a flatband voltage Vfb of 1.1 V, con-
sistent with the theoretically predicted flatband voltage Vfb
around 1.1 V, as utilizing 5.3–5.4 eV for the work function
of Au and 4.24 eV for the work function of highly doped
In0.2Ga0.8As. The small flatband voltage illustrates the effec-
tiveness of 800 °C annealing to greatly reduce bulk electri-
cally active traps, which may have been accumulated during
the e-beam deposition of Al2O3 /GGO.
The J-E measurements have been performed on all of
the tested samples RTA to 800–850 °C, as listed in Table I.
FIG. 1. C-V characteristics for an Al2O33 nm /GGO4.5 nm /
In0.2Ga0.8As /GaAs MOS diode RTA to 800 °C with the Au gate deposited
afterwards. The inset shows C-V characteristics of another 8.5 nm sample,
which was RTA to 850 °C with the Al gate. The capacitor area is 7.85
10−5 cm2.
TABLE I. Summary of GGO scalability and relevant electrical properties, including GGO dielectric constant
, flatband voltage Vfb, frequency dispersion of capacitance at accumulation, leakage current density at
Vg=Vfb+1 V, interfacial density of states Dit near the midgap, and GGO EOT values.




















33 15–16 3.5 2.8 1.1810−9 1.3 8.6–8.0
20 14–15 1.3 1.5 1.6210−9 1 5.6–5.2
10 14–15 1.1 2.2 1.4610−9 1.4 2.8–2.6
8.5 14–16 1.1 4.7 1.7810−9 2.6 2.4–2.1
4.5 14–16 1.1 5.4 3.110−5 1.3 1.3–1.1
Al gate metal RTA 850 °C 10 s
8.5 14–16 0.1 2.6 2.510−9 2.5 2.4–2.1
FIG. 2. Distribution of Dit 4.5 nm sample of Fig. 1 near the midgap mea-
sured using the high frequency conductance method. Small flatband voltage
and differences between the measured and theoretical C-V curve at 100 kHz
are shown in the inset.
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Figure 3a exhibits leakage current densities of 3.110−5
and 2.510−9 A /cm2 at Vg=Vfb+1 V for the 4.5 and 8.5 nm
GGOs, respectively. The low electrical leakage demonstrates
the excellent thermodynamic stability, the high quality, and
integrity of Al2O3 /GGO dual oxide after air exposure and
post-high-temperature annealing 800–850 °C.
Figure 3b shows the HRTEM image of the thinnest
sample, indicating an atomically sharp, smooth oxide/
semiconductor interface, oxide thermal stability, and average
oxide thickness of 4.5 nm. A sharp transition from crystalline
InGaAs to GGO was observed, and GGO and Al2O3 remain
amorphous, even after air exposure and high-temperature an-
nealing. The results indicate that GGO, as thin as 1 nm
EOT, is highly thermodynamically stable as long as it is
moisture-free, similar to or even better than our previous
results on thicker oxides 20 nm.10,11 HRTEM studies on
the 8.5 nm sample after RTA to 850 °C also showed similar
behavior not shown.
When Ga2O3Gd2O3 was thinner than 10 nm and with-
out protection, we have previously found that its dielectric
constant is much less than the value measured in the films
thicker than 20 nm. For example, a  value of 9 was ob-
tained for 5.7 nm GGO deposited on GaAs, despite the ap-
plication of an UHV annealing. Ex situ deposited 2–3 nm
thick Si3N4 as a cap on 7–8 nm thick GGO has led to a
working inversion-channel InGaAs MOSFET,3 yet the EOT
of GGO remained as high as 4 nm.
In conclusion, our results unambiguously demonstrated
the attainment of high-quality bulk and interfacial properties
of Al2O3 /Ga2O3Gd2O3 / In0.2Ga0.8As /GaAs after a strin-
gent test of RTA up to 800–850 °C, one common way for
fabricating inversion-channel MOSFETs. The achieved ex-
cellent electrical characteristics after the high-temperature
RTA are even superior to our previous results of thicker
Ga2O3Gd2O3, and are among the best in the high- / III-V
systems. Furthermore, Ga2O3Gd2O3 remains amorphous
withstanding annealing to 850 °C as well as maintaining
atomically smooth interfaces with InGaAs. Hence, the in situ
Al2O3 cap plays a vital role in extending our earlier success
of unpinning surface Fermi level in the III-V’s to an aggres-
sive scaling Ga2O3Gd2O3 down to 1 nm EOT, enhancing
the prospect for realistic device applications. Future work
includes further thinning of the in situ Al2O3 capping layer
and/or in situ deposition of metal gates.
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FIG. 3. a Leakage current density J for 4.5 and 8.5 nm samples, sub-
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Cross-sectional HRTEM image of the 4.5 nm sample in a.
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